Home > Sr Staff Asic Design/verification Engineer Salary

Sr Staff Asic Design/verification Engineer Salary

    • 74
    • 71
    • 55
Sr Staff Asic Design/verification Engineer average salary is $130,358, median salary is $- with a salary range from $105,400 to $155,316.
Sr Staff Asic Design/verification Engineer salaries are collected from government agencies and companies. Each salary is associated with a real job position. Sr Staff Asic Design/verification Engineer salary statistics is not exclusive and is for reference only. They are presented "as is" and updated regularly.
Total 2 Salaries. Sorted by Date, page 1
Ranked By:
Company Salaries City Year More info
Synaptics 155,316-155,316 San Jose, CA, 95101 2018 Synaptics Sr Staff Asic Design/verification Engineer Salaries (1)
Sr Staff Asic Design/verification Engineer San Jose, CA Salaries
Marvell Semiconductor 105,400-105,400 Santa Clara, CA, 95050 2014 Marvell Semiconductor Sr Staff Asic Design/verification Engineer Salaries (1)
Sr Staff Asic Design/verification Engineer Santa Clara, CA Salaries
Calculate how much you could earn

It's FREE. Based on your input and our analysis.     How we do it?

All fields are required for calculation accuracy.

  • We will send you an email to access your personalized report.
  • We won’t share your email address

Sr Staff Asic Design/verification Engineer salary is full-time annual starting salary. Intern, contractor and hourly pay scale vary from regular exempt employee. Compensation depends on work experience, job location, bonus, benefits and other factors.

Real Jobs Salary - Salary List
Calculate Your Salary Ranking
Sr Staff Asic Design/verifi... Jobs
See more Sr Staff Asic Design/verification Engineer Jobs»
Search All Jobs

JobCompare – Find open jobs faster